研究目的
Investigating the use of black phosphorus quantum dots (BPQDs) as a charge trapping medium in organic nano-floating gate transistor memory (NFGTM) for non-volatile memory applications.
研究成果
The organic NFGTM using BPQDs as a charge trapping medium demonstrated excellent memory performance, including a large memory window, stable endurance cycles, and reliable retention. The addition of a PMMA tunneling layer further enhanced retention ability, making BPQDs-based NFGTM a promising candidate for future high-performance organic memory applications.
研究不足
The study notes the gradual decay in ON and OFF states likely due to direct contact between BPQDs and the organic semiconductor film, leading to leakage of trapped charges. The incorporation of a PMMA tunneling layer was found to mitigate this issue.
1：Experimental Design and Method Selection
The study employs BPQDs as a charge trapping layer in organic NFGTM devices, utilizing solution-processed layers and low processing temperatures. The methodology includes the synthesis of BPQDs via liquid phase exfoliation, device fabrication through spin-coating, and electrical characterization.
2：Sample Selection and Data Sources
BPQDs were synthesized from bulk BP. The organic semiconductor PFT-100 was used as the active channel layer. Device performance was evaluated based on memory window, endurance cycles, and retention ability.
3：List of Experimental Equipment and Materials
Highly doped p++-Si wafer with SiO2, N-Methyl-2-pyrrolidone (NMP), PFT-100 semiconductor, chlorobenzene, gold source-drain electrodes, PMMA tunneling layer.
4：Experimental Procedures and Operational Workflow
BPQDs were synthesized and spin-coated onto Si/SiO2 wafers. PFT-100 was deposited on BPQDs films, followed by gold electrode deposition. Devices with PMMA tunneling layers were also fabricated. Electrical characterization was performed using a semiconductor analyzer.
5：Data Analysis Methods
Memory performance was assessed through transfer curve analysis, endurance cycle testing, and retention tests. Charge trap density was calculated using the memory window and gate dielectric capacitance.
独家科研数据包，助您复现前沿成果，加速创新突破
获取完整内容
